Apparatus and method for decimating a digital input signal

ABSTRACT

In a feedback system such as a PLL, the integrating function associated with a loop filter capacitor is instead implemented digitally and is easily implemented on the same integrated circuit die as the PLL. There is no need for either an external loop filter capacitor nor for a large loop filter capacitor to be integrated on the same integrated circuit die as the PLL. In a preferred embodiment, an analog phase detector is utilized whose phase error output signal is delta-sigma modulated to encode the magnitude of the phase error using a digital (i.e., discrete-time and discrete-value) signal. This digital phase error signal is “integrated” by a digital integration block including, for example, a digital accumulator, whose output is then converted to an analog signal, optionally combined with a loop feed-forward signal, and then conveyed as a control voltage to the voltage-controlled oscillator. The equivalent “size” of the integrating capacitor function provided by the digital integration block may be varied by increasing or decreasing the bit resolution of circuits within the digital block. Consequently, an increasingly larger equivalent capacitor may be implemented by adding additional digital stages, each of which requires a small incremental integrated circuit area. The power dissipation of the digital integration block is reduced by incorporating a decimation stage to reduce the required operating frequency of the remainder of the digital integration block.

CROSS-REFERENCE TO RELATED APPLICATION(S)

[0001] This application claims the benefit of U.S. Provisional Application No. 60/217,207, filed Jul. 10, 2000, and U.S. Provisional Application No. 60/217,208, filed Jul. 10, 2000, which are both hereby incorporated by reference.

BACKGROUND OF THE INVENTION

[0002] 1. Field of the Invention

[0003] The present invention relates to feedback systems, and particularly to those circuits useful for implementing a phase locked loop, and more particularly to clock and data recovery circuits.

[0004] 2. Description of Problem to be Solved and Related Art

[0005] Phase locked loops (PLLs) have been known and studied for quite some time. Initially they were very expensive to implement, and found use in only the most technically-demanding and/or cost-insensitive applications. However, as the cost of integrated circuit technology has decreased over the years, and as the performance capability of such integrated circuit technology has increased, today PLLs are extremely inexpensive to implement and are found in wide use in many applications.

[0006] A generalized block diagram of a traditional PLL is shown in FIG. 1 which is configured for a clock and data recovery application. The phase locked loop 100 includes a phase/frequency detector 102 which receives the input data signal conveyed on node 112 and the output clock signal of the voltage controlled oscillator (VCO) 110 conveyed on node 124. The phase/frequency detector 102 generates on its output node 116 an error signal which is a function of the phase difference between the input data signal and the VCO clock, and may also include additional circuitry to generate on an output node 114 the reconstructed data, as shown.

[0007] A gain block 104, an integrator block 106, and a summer block 108 together form a filter block which low-pass filters the output of the phase/frequency detector 102 to generate a control signal on node 122 which is provided to the voltage controlled oscillator 110 in order to influence the frequency (and hence the phase) of the VCO output signal. The integrator block 106 is often implemented using a charge pump and a loop filter capacitor, as is well known in the art. Such loop filter capacitors are usually required to be very large for the PLL to exhibit acceptable peaking behavior in its frequency response.

[0008] In order to appreciate this issue, a brief description of the frequency response of this traditional PLL is warranted. The closed loop transfer function, G(s), of this traditional PLL 100 is set forth in Equation 1: $\begin{matrix} {{G(s)} = \frac{\frac{K^{\prime}}{\omega_{z}}\left( {s + \omega_{z}} \right)}{S^{2} + {\frac{K^{\prime}}{\omega_{z}}s} + K^{\prime}}} & \left( {{Eq}.\quad 1} \right) \end{matrix}$

[0009] where K′ and ω_(z) are determined by the settings of various PLL parameters. In the traditional PLL 100, the value of ω_(z) is given by Equation 2. $\begin{matrix} {\omega_{z} = \frac{I}{CK}} & \left( {{Eq}.\quad 2} \right) \end{matrix}$

[0010] where I corresponds to the magnitude of the current of the charge pump, C corresponds to the magnitude of the loop filter capacitor, and K corresponds to the gain of the gain block 104. A graph of the frequency response of this closed loop transfer function G(s) is shown in FIG. 2 by curve 130. As shown in this graph, the magnitude of the transfer function is fairly constant at low frequency, and increases slightly for frequencies between ω_(z) and ω_(BW) (which corresponds to the bandwidth of the loop filter). As frequency increases above ω_(BW), the magnitude of the transfer function falls off rapidly. This “peaking” region in the transfer function is labeled as 132.

[0011] The magnitude of this peaking is very critical for many applications. For example, the SONET specification limits the acceptable peaking to 0.1 dB. If allowed to exceed this limit, frequency components of input data jitter which fall within this peaking region are actually amplified by the PLL. If several such PLLs are coupled sequentially, the jitter may be amplified to a degree which severely compromises the ability to meet jitter tolerances, or even to correctly recover data.

[0012] If we define: $\begin{matrix} {\frac{\omega_{BW}}{\omega_{z}} = \frac{\gamma}{\gamma - 1}} & \left( {{Eq}.\quad 3} \right) \end{matrix}$

[0013] From the SONET specification of 0.1 dB, we arrive at a value of gamma of 1.01. Consequently, $\begin{matrix} {{\frac{\omega_{BW}}{\omega_{z}} = 101}{and}} & \left( {{Eq}.\quad 4} \right) \\ {\frac{I}{CK} = \frac{\omega_{BW}}{101}} & \left( {{Eq}.\quad 5} \right) \end{matrix}$

[0014] For the OC48 data rate of the SONET specification, the loop bandwidth must meet the following relationship:

ω_(BW)≦2π2 MHz (Eq. 6)

[0015] The magnitude of the gain factor K is set by the loop bandwidth and the VCO gain, K_(v), and is typically much less than unity, such as, for example: $\begin{matrix} {\frac{4\pi}{50} \cong 0.25} & \left( {{Eq}.\quad 7} \right) \end{matrix}$

[0016] To achieve a reasonably fast charge pump in, for example, 0.25μsemiconductor technology, the value of I may be advantageously set to 100 μA. Calculating for the required magnitude of the loop filter capacitor, we arrive at: $\begin{matrix} {{C \geq {101\frac{I}{K}\left( \frac{I}{\omega_{BW}} \right)}}{{C \geq {100\frac{100\mu \quad A}{0.25}\left( \frac{1}{2{\pi 2}\quad {Mhz}} \right)}} = {3.2{nF}}}} & \left( {{Eq}.\quad 8} \right) \end{matrix}$

[0017] This amount of capacitance (3.2 nF) is difficult to integrate onto an integrated circuit without requiring large amounts of die area for the capacitor. For lower data rates, an even greater amount of capacitance is required (e.g., 16 times as much for OC3). For this reason, the loop filter capacitor is usually provided externally. But such an external capacitor adds an additional complexity to board layout, and introduces noise susceptibility on the extremely critical loop filter node within the PLL.

[0018] There have been other attempts to reduce the size of the required loop filter capacitor. One such method is described by Bulzachelli in U.S. Pat. No. 5,036,298 in which the input data signal is routed through a variable delay block, whose output is then routed to the phase detector. This results in a zero placed in the loop feedback path that does not appear in the closed loop transfer function, and hence there is no peaking in the closed loop transfer function. The large filter capacitor otherwise required at least partially to achieve acceptably low peaking is not required to be as large. While this is an elegant engineering solution, there are nonetheless difficulties which must be dealt with to implement such a solution requiring a variable delay block. First, it may be difficult to implement a variable delay block having an adequate delay range, especially in multi-rate applications. Additionally, the variable delay block must accurately delay the data signal in spite of the random nature of data transitions in the data signal, where the time between transitions is not necessarily constant. Moreover, the variable delay block represents yet another block of circuitry that must operate at the full data rate, and consequently its power dissipation may not be insignificant, especially when a low power clock and data recovery implementation is desired.

[0019] In spite of these previous efforts, and notwithstanding the long history of engineering efforts refining the design of phase locked loops, most PLLs still require either a large external capacitor or require significant additional integrated circuit die area to implement the loop filter capacitor monolithicly. Therefore, additional improvements which can reduce the size of the loop filter capacitor are still greatly desired.

SUMMARY OF THE INVENTION

[0020] In a feedback system, such as a PLL, the integrating function associated with a loop filter capacitor may be implemented digitally rather than using a traditional integrating capacitor. The area required for such a digital integrating block is easily implemented on the same integrated circuit die as the PLL. There is no need for either an external loop filter capacitor nor for a large loop filter capacitor integrated on the same integrated circuit die as the PLL. Consequently, printed wiring board layout issues are simplified, and at least one dedicated package pin may be eliminated. Other kinds of feedback systems can also benefit by implementing a loop filter capacitor function or other long time constant requirement by digitally synthesizing the integrating capacitor.

[0021] In certain embodiments of the invention an analog phase detector may be utilized, whose phase error output signal is converted to a digital signal by an analog-to-digital (A/D) converter. In other embodiments a digital phase detector may be utilized whose phase error output signal is already a digital signal. The digital phase error signal may be digitally “integrated” by a digital integration block including, for example, a digital accumulator block, whose output is then converted back to an analog signal, filtered, optionally combined with a loop feed-forward path signal, and then conveyed as a control voltage to the voltage-controlled oscillator. The equivalent “size” of the integrating capacitor function provided by such an arrangement may be varied by increasing or decreasing the number of bits within the digital accumulator block. For example, the number of bits may be changed to adjust a loop filter for different incoming data rates or input frequencies. Consequently, an increasingly larger equivalent capacitor may be implemented by adding additional digital stages, each of which consumes low power and requires a small incremental integrated circuit area.

[0022] The required resolution of the digital accumulator output may be less than the number of bits in the accumulator, which allows the lower order bits to be decimated. The high order portion of such a digital accumulator may then be operated at a far lower clock rate than lower order portions, thus reducing power consumption.

BRIEF DESCRIPTION OF THE DRAWINGS

[0023] The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.

[0024]FIG. 1, labeled as prior art, is a block diagram of a traditional phase locked loop arranged to perform a clock and data recovery function.

[0025]FIG. 2, labeled as prior art, is a graph depicting the closed loop transfer function of the PLL shown in FIG. 1.

[0026]FIG. 3 is a block diagram of an embodiment of a phase locked loop circuit incorporating a digitally-synthesized loop filter capacitor circuit in accordance with the present invention.

[0027]FIG. 4 is a block diagram of a model for the overall loop filter for the phase locked loop circuit shown in FIG. 3.

[0028]FIG. 5 is a block diagram of another embodiment of a phase locked loop circuit incorporating a digitally-synthesized loop filter capacitor circuit in accordance with the present invention.

[0029]FIG. 6 is a conceptual block diagram of a digital phase detector incorporating a delta-sigma modulator.

[0030]FIG. 7A is a schematic diagram of an embodiment of a linear phase detector useful within the digital phase detector shown in FIG. 6.

[0031]FIG. 7B is a schematic diagram of another embodiment of a linear phase detector useful within the digital phase detector shown in FIG. 6.

[0032]FIG. 7C is a schematic diagram of a logic circuit useful for the phase detector shown in FIG. 7B.

[0033]FIG. 7D is a schematic diagram of an embodiment of a digital phase detector in accordance with the present invention.

[0034]FIG. 8 is a block diagram of the phase detector conceptually depicted in FIG. 6.

[0035]FIG. 9 is a block diagram of another representation of a linearized model of the phase detector depicted in FIG. 6.

[0036]FIG. 10 is a block diagram of a portion of the phase locked loop circuit shown in FIG. 5.

[0037]FIG. 11 is a block diagram of a portion of the phase locked loop circuit shown in FIG. 5, which illustrates a digital integrating path incorporating a decimation block.

[0038]FIG. 12 is a block diagram of a useful decimation block for the circuit portion shown in FIG. 11.

[0039]FIG. 13A is a schematic diagram of one embodiment of the decimation block shown in FIG. 12.

[0040]FIG. 13B is a schematic diagram of an embodiment of a digital accumulator block shown in FIG. 11.

[0041]FIG. 13C is a block diagram of an exemplary portion of a PLL circuit including a digital phase detector and a digitally-synthesized loop filter capacitor in accordance with the present invention.

[0042]FIG. 14 is a block diagram of a clock and data recovery circuit incorporating the present invention, and for which the present invention is particularly advantageous.

[0043] The use of the same reference symbols in different drawings indicates similar or identical items.

DESCRIPTION OF THE PREFERRED EMBODIMENT(S)

[0044] An exemplary PLL incorporating a digital integrating block in accordance with the present invention, and which is configured for a clock and data recovery application, is shown in FIG. 3. The phase locked loop 140 includes an analog phase detector 142 which receives the input data signal conveyed on node 164 and the output clock signal of the voltage controlled oscillator (VCO) 162 conveyed on node 184. The analog phase detector 142 generates on its output node 168 an error signal which varies according to the phase difference between the input data signal and the VCO output clock signal, and may also include additional circuitry to generate on an output node 166 the reconstructed output data, as shown. Alternatively, such data sampling circuitry may be implemented external to the analog phase detector 142.

[0045] The loop filter for this exemplary PLL 140 includes a feed forward path formed by a gain block 144 and a filter block 146, and further includes a digital integrating block 152. The output of the feed forward path, which is conveyed on node 172, and the output of the digital integrating block 152, which is conveyed on node 180, are combined by summer block 150 to generate a control signal on node 182 for the voltage controlled oscillator 162 in a manner similar to the above described PLL shown in FIG. 1. Alternatively, the VCO 162 may include two different control inputs, connected respectively to nodes 172 and 180, thus eliminating the need for a separate summer block.

[0046] The digital integrating block 152 includes an A/D converter 154, a digital accumulator 156, a D/A converter 158, and a filter block 160. The A/D converter 154 receives the analog phase error output signal from the analog phase detector 142, which is conveyed on node 168, and generates on its output node 174 a digital representation of the analog phase error voltage. The digital accumulator 156, which includes a multiple-bit register to represent the cumulative (i.e., integrated) value of the phase error, takes each digital phase error representation from the A/D converter 154 and increases or decreases the cumulative value accordingly. For example, if the digital phase error representation corresponds to a “positive” voltage, the digital accumulator 156 will increase the cumulative value stored in its output register. Conversely, if the digital phase error representation corresponds to a “negative” voltage, the digital accumulator 156 will decrease its cumulative value stored in its output register. In the context used here, “positive” and “negative” values merely are understood to mean values relative to a neutral (no phase error) value of the analog phase error signal. The actual voltages may or may not be positive or negative with respect to a ground reference voltage. Frequently, the analog phase error signal conveyed on node 168 is a differential signal (conveyed, in that case, on a pair of output nodes 168), and “positive” and “negative” merely refers to the polarity of such a signal. As will be described below, a variety of suitable AID converter structures may be used.

[0047] The multiple-bit output register of the digital accumulator 156 holds a digital representation of an integrated value of the phase error, analogous to the function usually performed by a charge pump and a large loop filter capacitor. This digital value is communicated on an N-bit wide output bus 176 to the D/A converter 158 which converts the digital representation back into an analog signal conveyed on its output node 178, whereupon the filter block 160 provides a smoothing function to the reconstructed analog signal. The output of the filter block 160 is then conveyed on node 180 to the summer block 150 (or alternatively, directly to the VCO 162).

[0048] The digital accumulator 156 may be implemented using any of a variety of structures. For example, an adder may be used if the digital representation conveyed on node 174 includes an appropriate polarity indication of the digital value represented. Alternatively, various counter structures (e.g., an up/down counter) may also be utilized, as further described below.

[0049] Referring now to FIG. 4, a model of the overall loop filter described above is represented. The input node to the loop filter is node 168 (which receives the analog phase error signal), and the output of the loop filter is node 182, upon which a control signal for the VCO 162 is conveyed. The forward gain block 144 and the summer block 150 also serve well as their respective models. The A/D converter 154, the digital accumulator 156, and the D/A converter 158 collectively are modeled by the pair of elements 192 and 194. (The filter block 160 may be ignored in the model since it can be designed to have negligible influence on the PLL dynamics.) Model block 192 represents an attenuation resulting from the digital accumulator 156 which increases as the bit-width of the digital accumulator 156 increases, while model block 194 represents an accumulator or digital integrator structure which adds its previous value to the present input value to arrive at a new present value.

[0050] The loop filter transfer function of this loop filter may be written as: $\begin{matrix} {{H(z)} = {K_{f} + {\frac{1}{K_{I}}\left( \frac{1}{1 - z^{- 1}} \right)}}} & \left( {{Eq}.\quad 9} \right) \end{matrix}$

[0051] This expression may be simplified by observing that, at low frequencies (i.e., <<1/T) $\begin{matrix} \left. \frac{1}{1 - z^{- 1}}\Rightarrow{\frac{1}{1 - ^{{- {j2\pi}}\quad {fT}}} \approx \frac{1}{{j2\pi}\quad {fT}}} \right. & \left( {{Eq}.\quad 10} \right) \end{matrix}$

[0052] where T represents the sampling period of the analog-to-digital conversion (and implicitly the period of the digital accumulator as well). Consequently, the transfer function may be re-written as: $\begin{matrix} {{{H(z)} = {K_{f} + {\frac{1}{K_{I}}\left( \frac{1}{1 - ^{{- {j2\pi}}\quad {fT}}} \right)}}}{{H(z)} \approx {K_{f} + {\frac{1}{K_{I}}\left( \frac{1}{{j2\pi}\quad {fT}} \right)}}}{{H(s)} = \frac{1 + {{s \cdot K_{f}}K_{I}T}}{{s \cdot K_{I}}T}}} & \left( {{Eq}.\quad 11} \right) \end{matrix}$

[0053] A zero may be achieved in this transfer function at a frequency of 10 kHz or below (as per the OC-48 SONET specification) when the following relation is true: $\begin{matrix} {{K_{f}K_{I}T} \geq \frac{1}{2{\pi \left( {10\quad {kHz}} \right)}}} & \left( {{Eq}.\quad 12} \right) \end{matrix}$

[0054] This relationship confirms that a zero may be achieved at suitably low frequencies without the need for a large capacitor by simply setting the value of K_(f)K_(I)T to an appropriate value. Moreover, since a large loop filter capacitor is not required, there is no need for either an external loop filter capacitor nor for a large loop filter capacitor integrated on the same integrated circuit die as the PLL. The various other filter-related capacitors are much smaller in size and may be easily integrated on-chip. Consequently, printed wiring board layout issues are simplified, and at least one dedicated package pin is eliminated. Moreover, since a traditional loop filter capacitor is coupled to a node that is highly sensitive to potential noise (any noise quickly propagates to the VCO control node), the potential noise source associated with coupling the loop filter capacitor node from off-chip is eliminated. As a result, a PLL incorporating a digital integrating block as described above promises to be less sensitive to noise than traditional designs incorporating a loop filter capacitor.

[0055] Referring now to FIG. 5, another embodiment of a PLL is shown which also incorporates a digital integrating block. In this embodiment, a phase detector having a digital output signal is used, which eliminates the requirement for a separate analog-to-digital converter otherwise required in the loop integrating path. The phase locked loop 200 includes a digital phase detector 202 which receives the input data signal conveyed on node 220 and the output clock signal of the voltage controlled oscillator 218 conveyed on node 236. The digital phase detector 202 generates on its output node 222 an error signal which digitally encodes the phase difference between the input data signal and the VCO output clock signal. The digital phase detector 202 may also include additional circuitry to generate on an output node 238 the reconstructed output data, as shown.

[0056] The loop filter for this exemplary PLL 200 includes a feed forward path formed by a gain block 204 and a filter block 206, and further includes a digital integrating block 210. The output signal of the feed forward path, which is conveyed on node 226, and the output signal of the digital integrating block 210, which is conveyed on node 234, are combined by summer block 208 to generate a control signal on node 228 for the voltage controlled oscillator 218.

[0057] The digital integrating block 210 includes a digital accumulator 212, a D/A converter 214, and a filter block 216. The digital accumulator 212, which conceptually includes a summer 213 and a multiple-bit register 215 to represent the cumulative (i.e., “integrated”) value of the phase error, receives each digital phase error representation from the digital phase detector 202, which is conveyed on node 222, and increases or decreases the cumulative value accordingly, as described above. For example, if the digital phase error representation corresponds to a “leading” phase relationship, the digital accumulator 212 will increase (or alternately, decrease) the cumulative value stored in its output register. Conversely, if the digital phase error representation corresponds to a “lagging” phase relationship, the digital accumulator 212 will decrease (or alternately, increase) its cumulative value stored in its output register. While this and other block diagrams are described using the terminology of a single node connecting the blocks, it should be appreciated that, when required by the context in the various embodiments, such a “node” may actually represent a pair of nodes for conveying a differential signal, or may represent multiple separate wires (e.g., a bus) for carrying several related signals.

[0058] As described above, the multiple-bit output register of the digital accumulator 212 holds a digital representation of an integrated value of the phase error. This digital value is preferably communicated on an N-bit wide output bus 230 to the D/A converter 214 which converts the digital representation back into an analog signal conveyed on its output node 232, whereupon the filter block 216 provides a smoothing function to the reconstructed analog signal. The output of the filter block 216 is then conveyed on node 234 to the summer block 208 (or alternatively, directly to the VCO 218).

[0059] As stated above, because a phase detector having a digital output signal is used, the requirement for a separate analog-to-digital converter, which exists only in the digital integrating block, is eliminated. This allows a low offset to be achieved in the phase error through the feed forward path because both the feed forward path and the integrating path receive the same digital signal. As used herein, a digital phase detector is one having an output signal which is quantized in time and quantized in value, even if such digital output signal linearly encodes the phase error.

[0060] It should be understood that a classical implementation of a digital phase detector, such as a “bang-bang” phase detector, has several disadvantages, at least for certain applications. Such a phase detector arrangement requires registers within the phase detector to operate with a very narrow metastability window, otherwise the input jitter and phase offset are all the more accentuated, due to the phase detector's inability to encode small amounts of phase error. Moreover, such a bang-bang detector, whose output polarity is steered by the polarity of the phase error, but whose output magnitude and duration (per clock cycle) is fixed irrespective of the actual magnitude of the phase error, gives rise to non-linear PLL dynamics. Nontheless, such a phase detector may be utilized in certain embodiments. An exemplary bang-bang phase detector is described in “Clock Recovery from Random Binary Signals,” J. D. H. Alexander, Electronics Letters, Vol. 11 , pp. 541-542, October 1975, which is hereby incorporated by reference.

[0061] A preferable digital phase detector is depicted conceptually in FIG. 6. This exemplary digital phase detector 202 includes, for this embodiment, a linear phase detector 240 followed by a first-order delta-sigma modulator 242. The linear phase detector 240 compares the phase of the input data signal conveyed on node 220 to the phase of the data clock signal (which may be the VCO clock or a divided-down version thereof when used in a multi-rate device) conveyed on node 236, and generates an output signal that varies substantially linearly with phase difference between its input signals, at least over a certain range of phase difference (e.g., approximately −π to +π). Preferably, a linear phase detector output signal has either or both an amplitude or a pulse width that varies substantially linearly with phase difference. Even more preferably, the output signal is a pulse width modulated error signal waveform. In this example, the error signal is a current waveform flowing into or out of node 250, although a voltage signal may also be employed in other circuits.

[0062] The delta-sigma modulator 242 then converts the pulse width modulated error signal into a discrete-time and discrete-amplitude digital output signal, in this example generating a one-bit digital output on its output node 222. The delta-sigma modulator 242 includes a modest-sized (e.g., having a typical value of 2-3 pF) integrating capacitor 248 connected to node 250, and further includes a digital comparator block 244 which samples the voltage on its input node 250 when clocked by a delta-sigma clock received on clock node 254. Such a comparator block 244 preferably includes a gain stage followed by a register. The digital output generated on the output node 222 is fed back as a negative current by feedback block 246 into node 250 to provide the requisite feedback into the integrating capacitor 248 of the delta-sigma modulator. Operation of such first-order delta-sigma modulators are well-known to one skilled in the art. Suitable clock rates for the delta-sigma clock are described in greater detail herebelow, but preferably are set high enough to reduce quantization noise influence on the feedforward path, yet low enough so that the latching circuit within the comparator resolves when strobed by the comparator clock (i.e., the “delta-sigma clock”).

[0063] An advantageous linear phase detector 240 is illustrated in FIG. 7A. Similar circuits are generally well known in the art. In this circuit, a register 260 samples the input data signal conveyed on node 220 when clocked by the data clock signal conveyed on node 236. The first XOR gate 266 generates on its output node 276 a variable-width pulse of duration generally equal to the time by which an input data signal transition leads the corresponding transition on node 272, which is controlled, of course, by the data clock. The delay block 262 is included to compensate for the clock-to-Q delay of the register 260. When the data clock is correctly aligned to the input data signal (i.e., data clock transitions at precisely the mid-point of the data bit-intervals), the register 260 generates on its output node 272 a signal that replicates the input data signal, but delayed by one-half period of the data clock, and the pulse on node 276 is of a duration exactly equal to one-half period of the data clock.

[0064] The latch 264 generates on its output node 274 a signal which replicates its input signal on node 272, but delayed by one-half period of the data clock. As a result, the second XOR gate 268 generates on its output node 278 a pulse with a duration that is always equal to one-half the period of the data clock. The fixed-duration pulse signal conveyed on node 278 is subtracted from the variable-width pulse signal conveyed on node 276 by summing block 270. When the data clock is correctly aligned, both pulse signals have equal durations, and the summing block 270 generates a zero-valued net error current. If the input data transition arrives too early, the pulse signal on node 276 is longer than the pulse signal on node 278, and a net error current is generated by the summing block 270. Obviously, the remainder of the PLL is arranged to respond to such polarity of error current in a direction to advance the phase of the data clock. Preferably, an additional latch (not shown) is included between the register 260 and the latch 264 to insulate the earlier signal entering the XOR gate 268 from variations in the timing of node 272 resulting from varying input data timing (i.e., variations in clock-to-Q timing of register 260 as a function of its input data setup time). In such a configuration, the two inputs of the second XOR gate 268 are still preferably taken from the input and output nodes of the latch 264.

[0065] Such an improved linear phase detector 490 is illustrated in FIG. 7B. A latch 275 is shown connected between the register 260 and the latch 264, and the inputs to the second XOR gate 268 are taken from the input and output nodes of latch 264, being nodes 273 and 274. As a result, the second XOR gate 268 still generates on its output node 278 a pulse with a duration that is always equal to one-half the period of the data clock, but is delayed by an additional half-clock period. Described in another fashion, the latch 275 is included between the first pulse generation circuit (comprising register 260 and XOR gate 266) and the second pulse generation circuit (comprising register 264 and XOR gate 268) to improve the accuracy of the one-half data clock period pulse generated by the second pulse generation circuit, and thus to improve the gain uniformity of the phase detector.

[0066] Another latch 277 is shown having an input coupled to node 274, for conveying the recovered re-timed data on an output node 279. Such a recovered output data could be taken from any of several latch output nodes (e.g., nodes 272, 273, or 274) but by including an additional latch 277, the capacitive loading on each of these other latch output nodes may be made lower in magnitude and more accurately matching the other latch output nodes. As a consequence, better matching within the two pulse generation circuits within the phase detector 490 results in more accurate pulses and a lower static phase error.

[0067] While shown in FIG. 7A and FIG. 7B using single-ended logic blocks and signals, in practice such circuits are preferably implemented using fully differential circuitry. This provides enhanced noise immunity, better speed, and more consistent delays which are independent of data state. Moreover, many of the circuit blocks, such as the summing block 270, are more easily implemented and achieve better matching of currents when implemented differentially, thereby resulting in lower offsets. In particular, the summing block 270 may be advantageously implemented by a “wire-or” connection directly between the outputs of logic gates 266 and 268 to combine the two output signals when such signals are current signals. In such a case, the summing block 270 may be a common load circuit for the common output nodes(s). In other embodiments, the summing block 270 may be implemented as a more distinct circuit.

[0068] Referring now to FIG. 7C, a preferred embodiment of a differential XOR gate (e.g., gate 266, 268) is depicted. True and complement inputs for a first input A and a second input B are conveyed to the respective gate terminals of various N-channel metal-oxide-semiconductor (NMOS) transistors. A first level differential transistor pair includes transistor 502 and 504 which receive the B and complement-B signals respectively. A second level includes a first differential transistor pair 506 and 508 which receives the A and complement-A signals, respectively, and a second differential transistor pair 510 and 512 which receive the complement-A and A signals, respectively. A differential output current is conveyed on a pair of differential output nodes 514 and 516 in accordance with the XOR function of the two inputs A and B.

[0069] Referring now to FIG. 7D, a schematic diagram of a preferred embodiment of a digital phase detector 520 is shown, which includes a linear phase detector (such as linear phase detector 490) and a delta-sigma modulator to produce a digital phase detector output signal. The differential current outputs from XOR gates 266 and 268 are combined by directly connecting the outputs together, with the true polarity output from gate 266 and the complement output from gate 268 being coupled to node 530, and the with the true polarity output from gate 268 and the complement output from gate 266 being coupled to node 532. Consequently, only the internal nodes of the XOR gates need operate with a pulse width on the order of half a clock period. A load circuit 534 provides a cascode constant current source load structure for each of nodes 530 and 532. In particular, transistors 536 and 537 are biased by a voltage conveyed on node 542 which is approximately the common-mode voltage of nodes 530 and 532. Cascode transistors 538 and 539 are included in series with transistors 536 and 537 to provide the load circuit 534 with a higher output impedance (i.e., more uniform current magnitude as a function of output voltage). The bias voltage on node 542 is generated by transistors 540 and 541 functioning as a resistive divider, which transistors are preferably long channel, narrow width PMOS transistors to preserve the high output impedance on nodes 530 and 532.

[0070] The delta-sigma modulator includes a pair of integration capacitors 544 and 546 connected respectively to the phase detector output nodes 530 and 532, a comparator circuit 520 having a differential input pair coupled to the phase detector output nodes 530 and 532, and a feedback circuit 526 having differential inputs coupled to the differential outputs of the comparator circuit 520 and having differential outputs feeding back and connected respectively to the phase detector outputs 530 and 532. The feedback circuit 526 includes a differential transistor pair (with an associated current source). The delta-sigma modulator also includes a second differential transistor pair (with an associated current source) to provide a differential output signal on nodes 554 and 556.

[0071] Several other transistors are provided to support a calibration capability of a PLL incorporating such a digital phase detector. Transistors 548, 549, 550, and 551 are provided to force a full-scale high signal or a full-scale low signal onto phase detector output nodes 530 and 532. When a POS_RAIL signal is asserted, transistor 549 drives node 530 toward ground (i.e., the “negative rail”) and transistor 550 drives node 532 toward V_(DD) (i.e., the “positive rail”). Similarly, when a NEG_RAIL signal is asserted, transistor 551 drives node 532 toward ground and transistor 548 drives node 530 toward V_(DD). In these cases, the delta-sigma modulator will generate an output signal corresponding to full scale error signals from the linear phase detector irrespective of the actual phase error between the input signals, and the difference in frequency of the VCO resulting in response to these two different signals may be observed to compute the gain of the PLL.

[0072] A third calibration signal MID_RAIL is also shown which forces the delta-sigma modulator to generate an alternating string of 1, −1, 1, −1, etc. on its output nodes 554 and 556. The comparator circuit 520 includes a multiplexer 522 (which also provides a gain of preferably about 3) which couples the outputs of register 524 (i.e., the outputs of the comparator 520) back to the inputs of the register 524 with a reversed polarity, so that the register 524 “oscillates” with each clock edge of a DS_CLK conveyed on the delta-sigma clock node 558. A transistor 552 is turned on during this mid-rail mode to keep the phase detector output node 530, 532 moderately well-behaved even though the feedback circuit 526 is conveying alternating current signals into the nodes.

[0073] Referring now to FIG. 8, a block diagram of the phase detector 202 is illustrated. The summing block 280 and gain block 282 correspond to the linear phase detector 240, while the summing block 284, integrator block 286, comparator block 288, and feedback block 290 correspond to the delta-sigma modulator 242. This model may be represented in the form shown in FIG. 9, in which the delta-sigma modulator 242 is modeled instead by a single block 294 and a summer 296 to include the effects of shaped quantization noise arising from the delta-sigma modulation. The size of the integration capacitor and the magnitude of feedback current (and the linear phase detector currents) are preferably chosen to generate a voltage “ripple” on the delta-sigma integration node (i.e., the input node) which keeps the comparator circuit generally operating outside its metastability region, yet is not so large a ripple to cause non-linearities on the currents being summed.

[0074] The benefits of using a digital phase detector, such as the exemplary one described above in relation to FIG. 7D, are several-fold. Of note, the PLL dynamics are linear because the digital phase detector encodes on its output a signal whose value represents a pulse-width modulated phase error signal which linearly varies as a function of the phase difference of the input data signal compared to the data clock. This allows a more straightforward design of the PLL to meet the desired jitter transfer and jitter tolerance specifications. Moreover, no registers within the phase detector are operated, when the data clock is properly aligned, in their metastable region (as occurs with a traditional bang-bang phase detector). This allows registers with a wider metastable region to be used without significant jitter penalty.

[0075] Having described the overall organization of the exemplary PLL thus far, various issues affecting implementation of the digital integrating block (e.g., block 210) are now described. Referring now to FIG. 10, a portion 300 of PLL 200 is depicted which includes the digital phase detector 202 and the digital integration block 210 from earlier FIG. 5. As can be appreciated, the delta-sigma modulator 242 within the digital phase detector 202 is clocked by a delta-sigma clock, and consequently the output signal on node 222 is synchronized to the delta-sigma clock. In order to minimize the impact of quantization noise within the delta-sigma modulator (which can be in the GHz range), this delta-sigma clock should be set to as high a clock rate as possible. For a particular implementation using 0.25μsemiconductor technology with a maximum data clock of approximately 2.5 GHz, this delta-sigma clock is advantageously operated at half the data clock rate, or 1.25 GHz. In principle, the digital integration block 210 must also be clocked at the same delta-sigma clock rate since it receives the output signal conveyed on node 222. Unfortunately, operating such circuits as a digital accumulator having, for example, a dozen or more bits of resolution, at a clock rate of, for example, 1.25 GHz leads to extremely high power dissipation in the digital integrator.

[0076] Recall the model of the overall loop filter incorporating a digital integrating block, as shown in FIG. 4. To achieve a zero in the loop filter transfer function of less than 10 kHz (for OC48), the following relation was found: ${K_{f}K_{I}T} \geq \frac{1}{2{\pi \left( {10\quad {kHz}} \right)}}$

[0077] For a 1.25 GHz delta-sigma clock rate, the value of K_(f)K_(I), is found to be: ${{K_{f}K_{I}} \geq \frac{1}{2{\pi \left( \frac{1}{1.25 \times 10^{9}} \right)}\left( {10 \times 10^{3}} \right)}} = {19,894}$

[0078] This represents a number greater than 2¹⁴. Without any loss of generality, we can assume that K_(f)=1. Consequently, the value of K_(I) must be greater than 2 ¹⁴. The digital accumulator therefore should be at least 15 bits wide since an extra bit is required due to the bilateral requirement of the accumulator range. For lower data rates, an even greater accumulator width is required (e.g., 19 bits for OC3 data rates). Since, for this example, the digital phase detector output is a one-bit signal, the resolution of the digital accumulator 212 is therefore greater than 2⁻¹⁴ UI, (i.e., unit interval). This resolution is much greater than that required to achieve the SONET jitter specifications. For example, a resolution of only 2−10 UI would be adequate.

[0079] Referring now to FIG. 11, an improved arrangement is shown which “throws away” the unnecessary resolution to substantially lower the total power dissipation of the digital integrating block. In this arrangement, a decimation stage 312 is preferably included in the path between the digital phase detector 202 and a digital accumulator 212, which allows the digital accumulator 212 to be clocked by an accumulator clock (conveyed on node 316) which has a much lower clock rate than the delta-sigma clock. This results in a significant savings in power dissipation of the digital accumulator 212, and even allowing for the dissipation of the decimation stage 312, a savings in total power dissipation of the digital integrating block. Moreover, a lower speed digital accumulator design is much simpler to implement and more amenable to use of automatic synthesis tools for both its design and layout. It can be designed with virtually any number of bits of resolution without significant increase in power and without much increase in layout area. In other embodiments, a separate decimation stage 312 is not utilized, and the digital accumulator 212 is connected directly to the output of the digital phase detector 202. In such a configuration, a portion of the digital accumulator may itself function as a decimation circuit, as described below.

[0080] To arrive at suitable implementations of the decimation stage 312, recall that the output signal from the digital phase detector 202 is an output sequence of ones and zeros generated by the delta-sigma modulator within the digital phase detector. Any transition of the output signal from a one to a zero or from a zero to a one occurs just after the active transition of the delta-sigma clock. Moreover, if the output signal is sampled during each “bit interval” or period of the delta-sigma clock, the number of ones compared to the number of zeros (summed over a number of clock periods) encodes the analog phase error voltage. For example, a higher voltage results in a larger number of ones (compared to zeros) than does a lower voltage (i.e., a larger ones-density in the signal).

[0081] One such suitable decimation stage which takes advantage of this delta-sigma output signal characteristic is shown in FIG. 12 (other decimation circuits are described below). The decimation stage 312 includes a 1-to-transition converter 320, a divide-by-2 ^(N) block 322, and a transition-to-1 converter 324. The 1-to-transition converter 320 samples the delta-sigma output signal of the phase detector preferably during each period of the delta-sigma clock (which corresponds to the data interval of the delta-sigma output signal) although sampling at other predetermined intervals is also contemplated. When the phase detector output is sampled as a logic “one”, the output signal conveyed on node 330 is caused to transition states (i.e., change states from a one to a zero, or from a zero to a one). However, when the phase detector output is sampled as a logic “zero”, the output signal conveyed on node 330 is left unchanged. Consequently, the signal conveyed on node 330 encodes the phase error by the number of transitions in the signal compared to the number of non-transitions in the signal (i.e., the “transition-density” of the signal).

[0082] This signal conveyed on node 330 is next communicated to the divide-by-2^(N) block 322, which may conveniently be a simple ripple counter or other binary counter, and which generates on its output node 332 a divided-down version of its input signal. Such a “transition decimation” circuit generates a transition on its output for every group of transitions on its input signal. The transition-to-1 converter 324 then generates a logic one on its output node 334 upon detecting a transition of its input signal received from the divide-by-2^(N) block 322. As can be appreciated, the output signal 334 represents a decimated version of the delta-sigma phase error signal: it is likewise an output sequence of ones and zeros, and the number of ones compared to the number of zeros (i.e., the ones-density of the signal) encodes the analog phase error voltage (and thus may be also viewed as a delta-sigma encoded signal). However, the effective clock rate of this decimated signal is now a factor of 2^(N) slower. Further details of such an arrangement are described in greater detail herebelow

[0083] The digital accumulator 212 is implemented in this particular embodiment as an up/down counter 326. The decimated phase error signal is received from node 334 and coupled to the UP/DOWN# control input of the up/down counter 326. An accumulator clock signal conveyed on node 316 is preferably equal in clock rate to the delta-sigma clock signal divided by 2^(N). If the ones-density of the input signal received by the up/down counter 326 is greater than 50%, the value of the counter will, over time, increase. Conversely, if the ones-density is less than 50%, the value of the counter will decrease over time. The rate of increase (or decrease) of the digital counter value depends on the degree by which the ones density of the input signal exceeds 50% (or is less than 50%). Other accumulator structures are contemplated, including a series of stages each comprising an adder whose output is latched in a register. One of the inputs for the adder is taken from the output of the register, and the other input is unused. The input signal for the accumulator is conveyed to the carry in input for the lower-most stage. The respective carry-out signal from each respective stage is coupled to the respective carry-in input for the succeeding stage, and the register outputs for the upper-most stages form the accumulated digital word.

[0084] The decimation stage 312 shown in FIG. 12 may be implemented in a variety of ways. One suitable arrangement (implementing, for example, a divide-by-eight decimation stage) is shown in FIG. 13A. Here, the 1-to-transition converter 320 is implemented by an XOR gate 340 and a D-register 342 configured in a well-known arrangement, and clocked by the delta-sigma clock conveyed on node 254. Each stage of the divide-by-2 block 322 is implemented using a divide-by-two register (e.g., 351, 353, and 355) paired with a D-register (e.g., 352, 354, and 356). Such a divide-by-two register may be easily implemented by connecting a complement Q output signal to its own D input node, or similar structures. Each D-register is synchronized to a corresponding divided-down clock from the delta-sigma clock by a trio of registers 344, 345, and 346, each configured to divide by two. The transition-to-1 converter 324 is preferably implemented using a D-register 360 and an XOR gate 362 configured in a well-known arrangement, and clocked by the divided-down delta-sigma clock conveyed on node 316. This same divided-down clock signal preferably serves as the accumulator clock that, for this embodiment, is coupled to the up/down counter 326.

[0085] As can be appreciated from an inspection of FIG. 13A, very little circuitry operates at the relatively fast clock rate of the delta-sigma clock, and the circuitry that does operate at that rate is very simple and requires very few propagation delays between clock transitions. The ripple counter quickly lowers the clock rate of each succeeding stage so that the accumulator clock runs at the delta-sigma clock rate divided by 2 ^(N). For an exemplary embodiment using a 1.25 GHz delta-sigma clock and a divide-by-eight decimation stage, the accumulator clock preferably runs at only 155 MHz. At this modest speed, an up/down counter or other suitable digital accumulator structure may be designed using area and power efficient single-ended logic circuits (rather than fully differential circuits) and may be synthesized using commercially available logic synthesis tools. Consequently, as the value of N in the decimation stage increases, the power dissipation of the digital accumulator is reduced at the expense of lower resolution in the accumulator path. In an alternative structure, the digital integration block shown in FIG. 10 may include an up/down counter connected directly to the output signal from the delta-sigma modulator conveyed on node 222, which counter is clocked at the full delta-sigma clock rate. Such a structure is conceptually simpler but consumes additional power in operation. While integer divide ratios are likely preferred (e.g., divide-by-two per stage), other divide ratios of positive rational numbers (i.e., a ratio of integers) may also be provided.

[0086] Referring now to FIG. 13B, another embodiment suitable for use as a digital accumulator is shown (such as the digital accumulator 212 shown in FIG. 11, or such as the digital integrator 210 shown in FIG. 10). Digital accumulator 580 includes a least-significant-bit (LSB) accumulator 582, here shown as a 7-bit accumulator, and a most-significant-bit (MSB) accumulator 586, here shown as a 12-bit accumulator. An overflow/underflow block 584 is optionally included to generate an underflow and overflow signal (i.e., an increment and decrement signal) for the MSB accumulator 586. The increment/decrement signals may be generated to reflect an overflow/underflow condition from any of several bit positions within the LSB accumulator 582, thus providing for a variable width of the overall digital accumulator 580 as a function of a DATA_RATE_SELECT signal received by the overflow/underflow block 584. Lower data rates preferably select increasingly higher accumulator widths to satisfy jitter requirements of the PLL. For example, for a clock and data recovery embodiment described herein, the digital accumulator 580 width is preferably configured as 19 bits for OC-3 data rates (i.e., selecting bit 6 from the LSB accumulator to generate an overflow or underflow), while for OC-48 the width is preferably configured as 16 bits (i.e., selecting bit 3 from the LSB accumulator to generate an overflow or underflow). In other applications, the width of the digital accumulator may be fixed and the selectable overflow/underflow block 528 not used, resulting a fixed decimation by the LSB accumulator 582 (and possibly decimated additionally by a separate preceding decimation stage). In one embodiment, the signals from each bit position of the LSB accumulator 582 are themselves an increment and a decrement signal, and the overflow/underflow block 584 may be a multiplexer circuit (and the INC/DEC input from the LSB accumulator not utilized. In another embodiment, the signal from each bit position of the LSB accumulator 582 may be a carry-out signal for the bit position, and the overflow/underflow block 584 utilizes the INC/DEC input from the LSB accumulator (as shown) to generate the increment/decrement signal for the MSB accumulator 586.

[0087] Preferably both accumulators 582 (if used) and 586 may be loaded with a value and/or “frozen” during calibration and test modes. For example, the accumulators are preferably loaded with a value at or near its mid-point value and frozen during calibration, and then released when attempting to acquire lock. To enhance testing capabilities, the accumulators are preferably loadable with an arbitrary value in a test mode.

[0088] Irrespective of the configured width of the digital accumulator 580, the output conveyed to the DAC, for this exemplary embodiment, remains as a 12-bit output from the MSB accumulator 586, which may be clocked using the same clock as for the LSB accumulator 582 (as shown), or may be clocked at a slower clock rate to save power. For example, the MSB accumulator 586 may be clocked at a constant rate that is lower than the clock rate for the LSB accumulator 582, or may vary in accordance with which output bit is selected by the multiplexer 584.

[0089] The accumulator 580 may be connected to the output of a separate decimation circuit, such as the decimation circuit 312 shown in FIG. 12, or may be connected directly to the output of a digital phase detector with the LSB accumulator 582 essentially functioning as a decimation circuit in its own right. In a broader sense, the digital accumulator may be bifurcated into a LSB-portion operating a clock rate, and a MSB portion operating at a lower clock rate than the LSB portion. The data bits of the LSB portion may be ignored by downstream circuitry, thus performing a decimation function by preserving the width of the digital accumulator but decreasing the output resolution of the accumulator. In an even broader sense, the digital accumulator may be segmented into more than two hierarchical sections, with higher order sections preferably (but not necessarily) operating at a lower clock rate than preceding sections. For example, each respective higher order sections may operate at a lower clock rate than the respective preceding section, although such is not necessarily required. In one embodiment, a cascaded series of 1-bit adders may implement a decimation circuit or a portion (or all) of a digital accumulator circuit. Some number of the lower order data bits (irrespective of which hierarchical section they reside) may be ignored by downstream circuitry, thus performing a decimation function by preserving the width of the digital accumulator but decreasing the output resolution of the accumulator. Alternatively, all the digital accumulator bits may be presented to and acted upon by downstream circuitry, thus performing no decimation function within the accumulator. Such a structure may be implemented with or without an additional decimation circuit coupled between the phase detector output and the digital accumulator input. In certain embodiments, a single digital accumulator may be configurable to different lengths, but whose output word is a variable length beginning with the least significant bit, to provide a variable dynamic range but with the same effective “capacitance” value. In any of these structures, any decimated bits form part of the digitally-accumulated word, and thus in a broad sense, a digital accumulator circuit may be thought of as potentially including, but certainly not requiring, a separate decimation circuit.

[0090] Referring again to FIG. 5, the D/A converter 214 may be implemented using any convenient structure, but preferably is implemented using a delta-sigma converter sampled at the accumulator clock rate. A delta-sigma D/A converter is advantageous here because of its high analog output voltage (i.e., conversion) accuracy, its small physical size, its ease of design and implementation, its low power, and the tolerance (within an integrating path synthesizing a low-pass filter) for a relatively slow conversion time. Such circuits are well known in the art, and a detailed description is unnecessary. The filter block 216 connected to the output of the D/A converter 214 may be any suitable filter structure, and may conveniently be an RC filter implemented using a modest-sized capacitor only a few tens of picofarads in size which need only be a low-Q capacitor (e.g., may be implemented using an MOS transistor gate capacitance).

[0091] Referring now to FIG. 13C, a block diagram is shown of an exemplary portion of a PLL circuit including a digital phase detector and a digitally-synthesized loop filter capacitor, similar to that conceptually depicted in FIG. 5. The phase locked loop portion 600 includes a digital phase detector 628 which receives the input data signal conveyed on node 220 and a data rate clock signal conveyed on node 236. The digital phase detector 628 generates on its output node 606 an error signal which digitally encodes the phase difference between the input data signal and the data rate clock signal. In this embodiment the digital phase detector includes a linear phase detector 602 and a delta-sigma modulator 604. The digital phase detector 628 may also include additional circuitry to generate on an output node (not shown) the reconstructed output data.

[0092] The loop filter for this exemplary PLL portion 600 includes a feed forward path formed by a charge pump 608 responsive to the delta-sigma signal on node 606, followed by a configurable gain stage 610 and a low-pass filter block 612 having, for this embodiment, a preferred bandwidth of approximately 40 MHz. The configurable gain stage 610 is preferably a configurable current mirror which provides a gain which is selectable between about 0.5 to about 1.5. With a 5-bit digital word used to convey the desired gain, a configurable gain stage 610 is preferably configured so that the gain is equal to (24+g₀2⁰+g₁2¹+g₂2²+g₃2³+g₄2⁴)/40.

[0093] The loop filter for this exemplary PLL portion 600 further includes a digital integrating block 632. The output signal of the feed forward path is combined with the output signal of the digital integrating block on a combined output node 623, which is converted by amplifier 624 and feedback resistor 625 to a voltage signal suitable for use as a control signal for a voltage controlled oscillator. A voltage reference conveyed on node 636 is preferably about one volt in magnitude and is preferably generated by an internal band-gap reference circuit.

[0094] The digital integrating block 632 includes a decimator block 614, a digital accumulator 616, a sigma-delta D/A converter 618, a charge pump 620, and a low-pass filter 622. The decimator 614 receives the digital phase error representation from the digital phase detector 628 and generates a decimated phase error signal, which is then integrated by the digital accumulator 616. The digital accumulator 616 preferably may be configured as in the accumulator 580 shown in FIG. 13B. The multiple-bit register within the accumulator 616 representing the integrated value of the phase error is preferably communicated on an N-bit wide output bus to the D/A converter 618 which, along with the charge pump 620, converts the digital representation into an analog signal which is then filtered by the low-pass filter 622 and combined with the feedforward path signal at node 623. The combined output is then converted to a voltage to form an analog control voltage on output node 626. The decimator 614 may be configured to generate the accumulator clock (e.g., a 155 MHz clock signal) as well as other low frequency clocks (conveyed on node(s) 634) which are useful and convenient for other portions of an integrated circuit. The MID_RAIL signal is preferably asserted to effectively “disconnect” the feedforward path during calibration.

[0095] Referring now to FIG. 14, a block diagram of an exemplary clock and data recovery circuit 400 is shown which advantageously incorporates the present invention. This exemplary clock and data recovery circuit 400 is preferably implemented as a single integrated circuit particularly well suited to operation with a SONET data stream. A differential input data signal is buffered and conveyed to a phase detector 402 along with a data rate clock signal conveyed on node 412. The phase error signal from the phase detector 402 is filtered by a loop filter 404, such as described above, to generate a first control signal for a VCO 406. A clock divider block 408 selectively divides the VCO clock signal in accordance with an externally-provided rate select signal communicated on node 416, to generate the data rate clock signal on node 412. An externally-provided reference clock signal REFCLK is buffered and conveyed on node 414 to a lock detector block 410, along with the rate select signal on node 416 and the VCO clock signal. The lock detector block 410 generates a LOSS-OF-LOCK signal (LOL) and also generates a second control signal for the VCO 406 (on node 418) to aid in frequency acquisition of the data recovery PLL. When the lock to data is lost, the clock and data recovery PLL is preferably tuned to the reference clock REFCLK instead. The VCO 406 is preferably an LC oscillator, although other types are also contemplated. Exemplary LC oscillators are described in U.S. Pat. No. 6,137,372 to Welland (which describes certain calibration capabilities of such an oscillator) which is hereby incorporated by reference, and further described in “Feedback System Incorporating Slow Digital Switching for Glitch-Free State Changes,” by Rex T. Baird, et. al., U.S. Provisional Application No. ______ (Attorney Docket Number 026-0004-V), filed on Jun. 25, 2001, which application is hereby incorporated by reference. Other types of controlled oscillators, such as a current controlled oscillator with a suitable control signal, are also contemplated.

[0096] Other preferred circuits useful for implementing a phase locked loop circuit, and particularly suited for a clock and data recovery application, are described in the following U.S. patent applications, each of which is being filed on Jul. 10, 2001, and each of which is hereby incorporated by reference: “Digital Phase Detector Circuit and Method Therefor,” by Perrott, U.S. patent application Ser. No. ______ (Atty. Docket No. 026-0001); and “Digitally-Synthesized Loop Filter Circuit Particularly Useful for a Phase Locked Loop,” by Perrott, et al, U.S. patent application Ser. No. ______ (Atty. Docket No. 026-0002).

[0097] An auto-detect block is preferably implemented within the lock detector block 410 to auto-detect which REFCLK frequency, of several possible frequencies, is received by the device, without requiring dedicated integrated circuit pins to so indicate. Alternatively, of course, dedicated external pins may be used to communicate the particular REFCLK frequency being used. In this exemplary circuit 400, the VCO 406 is configured to operate at a nominal frequency of 2.488 GHz when receiving an externally-provided REFCLK frequency of either 155.52, 77.76, or 19.44 MHz. In operation, the exact frequency of the VCO 406 adjusts to that of the incoming data signal. Depending upon which REFCLK frequency is detected, various dividers and logic gates are configured in the lock detector 410 to ensure that the VCO operates at a multiple of the REFCLK frequency necessary to generate a 2.488 GHz clock rate, as noted in Table 1 below. An exemplary auto-detection capability is described in “Integrated Circuit Incorporating Auto-Detection of an Externally-Provided Reference Clock Frequency and Method Therefor” by Michael H. Perrott, et al, U.S. patent application ______ (Attorney Docket Number 026-0003) which is being filed on the same day as the present application, and which is hereby incorporated by reference. TABLE 1 Gigabit Ratio of VCO SONET/SDH Bit Rate Ethernet to REFCLK  19.44 MHz  19.53 MHz  20.83 MHz 128  77.76 MHz  78.125 MHz  83.31 MHz  32 155.52 MHz 156.25 MHz 166.63 MHz  16

[0098] The phase detector 402 is preferably implemented using a digital phase detector 202 shown in FIG. 6 incorporating a delta-sigma modulator. The data clock provided on node 412 to the phase detector 402 may be up to 2.5 GHz in frequency. The delta-sigma clock provided to the phase detector 402 is preferably generated at 1.25 GHz. The loop filter 404 preferably includes a digital integrating block as described above, which advantageously includes a 2³ decimator, such as decimator block 312, and advantageously includes a digital accumulator, such as digital accumulator 212, having at least 12 bits of resolution and clocked at a rate equal to the delta-sigma clock rate divided by the decimation factor (e.g., up to 155 MHz).

[0099] In an exemplary embodiment, a clock and data recovery integrated circuit is configured to operate at any of four general data rates, as recited in Table 2. TABLE 2 RATESEL Gigabit OC48 with Data CLK [0:1] SONET/SDH Bit Rate Ethernet 15/14 FEC Divider 00 OC48  2.488 Gbps — 2.67 Gbps 1 10 —  1.244 Gbps 1.25 Gbps — 2 01 OC12 622.08 Mbps — — 4 11 OC3 155.52 Mbps — — 16

[0100] As used herein, a “clock signal” is not necessarily a well-shaped square wave with abrupt transitions, as is commonly assumed in modest-speed digital circuits. Rather, a clock signal need only be a periodic signal (or a gated periodic signal). Consequently, sawtooth waveforms, “sloppy” square waveforms, sinusoidal waveforms, triangular waveforms, and any other periodic waveform may be used as a clock signal. An externally-provided frequency reference signal may be a signal entirely generated off-chip and conveyed as an identifiable signal to the integrated circuit. Alternatively, such an externally-provided frequency reference signal may be provided by a resonant circuit coupled to the integrated circuit, such as a crystal, even though a portion of any required “oscillator” circuitry may be contained on-chip. Moreover, as used herein, the term “decimation” does not necessarily refer to a power of ten as its Latin name might imply, but is used, as is common in the art, to refer to any amount of discarding of an input signal in favor of keeping a remaining portion. A data interval is the period of a single data bit. A latching circuit may be a register or a latch as understood by one skilled in the art, and may be level sensitive or edge-triggered on its clock input. Many suitable latching circuits, both single-ended and differential, are well known in the art. As used herein, a digital accumulator circuit is intended to be afforded the broadest possible interpretation, to encompass a wide variety of circuits which may be employed to accomplish the desired function.

[0101] The invention is not contemplated to be limited to traditional silicon semiconductor technologies, as other suitable semiconductor technologies, such as gallium arsenide, silicon carbide, and indium phosphide may take advantage of the teachings herein.

[0102] While the invention has been largely described with respect to the embodiments set forth above, the invention is not necessarily limited to these embodiments. Variations and modifications of the embodiments disclosed herein may be made based on the description set forth herein, without departing from the scope and spirit of the invention as set forth in the following claims. For example, although a preferred analog (i.e., linear) phase detector is described, the invention is not limited to such a phase detector. Other configurations may be used and still enjoy the advantages described of using a digital integration block. For example, for certain applications a bang-bang phase detector (described above) may be employed. Moreover, the invention is not limited to use with a first-order delta-sigma modulator. Higher order delta-sigma modulators may be used. Moreover, other digital encoding schemes, requiring a modulator other than a delta-sigma modulator, may also be advantageously incorporated without departing from the spirit of the invention. Nor is the digital encoder used limited to a one-bit output modulator. For example, a multi-bit output delta-sigma modulator or other digital modulators or encoders may be used advantageously. The present invention is useful in many types of feedback systems and provides an improved way to achieve a long time constant without requiring a large, traditional capacitor. Accordingly, other embodiments, variations, and improvements not described herein are not necessarily excluded from the scope of the invention, which is defined by the following appended claims.

[0103] A particular advantage of using a digitally-synthesized loop filter as described herein within a phase locked loop circuit is reduced drift of the control signal for the oscillator within the loop, and consequently better frequency stability. Since the control signal is derived from a “filtered” value maintained in a digital accumulator rather than as an analog voltage on a node, a long string of transition-less bits causes much less drift on the control signal ultimately presented the controlled oscillator of the phase locked loop.

[0104] Even though the preferred embodiments are described in the context of a phase locked loop circuit arranged for clock and data recovery, it should be appreciated that such a circuit is not necessarily required unless specifically enumerated in a particular claim. The teachings of the present invention are believed advantageous for use with other types of circuits, such as a reference-less phase locked loop circuit. A loop filter feedforward path as described herein may also be implemented digitally using the teachings set forth herein. Moreover, in certain embodiments, the digital accumulator value may be directly used to control a VCO or other controlled circuit without being first converted to an analog signal. For example, a digitally-accumulated word (or portion thereof) may be used to control a plurality of slow-switched capacitor circuits for an LC oscillator, as described in “Feedback System Incorporating Slow Digital Switching for Glitch-Free State Changes,” by Rex T. Baird, et. al., U.S. Provisional Application No. ______ (Attorney Docket Number 026-0004-V), filed on Jun. 25, 2001, and incorporated herein by reference. Moreover, for certain applications, such capacitor circuits could also be switched abruptly, particularly if system jitter specifications allow such changes. In an abstract sense, such VCO capacitor control circuits may be thought of as providing a D/A and filter operation for the digital accumulator circuit, particularly if the VCO incorporates slow switching.

[0105] Alternatively, an analog “current signal” may be provided rather than a voltage signal to control an oscillator or other controlled circuit. The control signal may take any of a variety of forms, depending on the circuit being controlled. Accordingly, other embodiments, variations, and improvements not described herein are not necessarily excluded from the scope of the invention, which is defined by the following appended claims.

[0106] Based upon the teachings of this disclosure, it is expected that one of ordinary skill in the art will be readily able to practice the present invention. The descriptions of the various embodiments provided herein are believed to provide ample insight and details of the present invention to enable one of ordinary skill to practice the invention. Although certain supporting circuits (e.g., VCOs, RC filters, adder blocks, gain blocks, input/output buffers, etc.) are not specifically described, such circuits are well known, and no particular advantage is believed to be afforded by specific variations of such circuits in the context of practicing this invention. Moreover, it is believed that one of ordinary skill in the art, equipped with the teaching of this disclosure, will be able to carry out the invention, including implementing various other circuits not specifically described herein, using well known circuit techniques and without undue experimentation.

General Terminology

[0107] Regarding general terminology used herein, it will be appreciated by one skilled in the art that any of several expressions may be equally well used when describing the operation of a circuit including the various signals and nodes within the circuit. Any kind of signal, whether a logic signal or a more general analog signal, takes the physical form of a voltage level (or for some circuit technologies, a current level) of a node within the circuit. It may be correct to think of signals being conveyed on wires or buses. For example, one might describe a particular circuit operation as “the output of circuit 10 drives the voltage of node 11 toward V_(DD) , thus asserting the signal OUT conveyed on node 11.” This is an accurate, albeit somewhat cumbersome expression. Consequently, it is well known in the art to equally describe such a circuit operation as “circuit 10 drives node 11 high,” as well as “node 11 is brought high by circuit 10,” “circuit 10 pulls the OUT signal high” and “circuit 10 drives OUT high.” Such shorthand phrases for describing circuit operation are more efficient to communicate details of circuit operation, particularly because the schematic diagrams in the figures clearly associate various signal names with the corresponding circuit blocks and node names. For convenience, an otherwise unnamed node conveying the CLK signal may be referred to as the CLK node. Similarly, phrases such as “pull high,” “drive high,” and “charge” are generally synonymous unless otherwise distinguished, as are the phrases “pull low,” “drive low,” and “discharge.” It is believed that use of these more concise descriptive expressions enhances clarity and teaching of the disclosure. It is to be appreciated by those skilled in the art that each of these and other similar phrases may be interchangeably used to describe common circuit operation, and no subtle inferences should be read into varied usage within this description.

[0108] As an additional example, a logic signal has an active level and an inactive level (at least for traditional binary logic signals) and the active and inactive levels are sometimes also respectively called active and inactive “states.” The active level for some logic signals is a high level (i.e., an “active-high” signal) and for others is a low level (i.e., an “active-low” signal). A logic signal is “asserted” or “activated” when driven to the active level. Conversely, a logic signal is “de-asserted” or “de-activated” when driven to the inactive level. A high logic level is frequently referred to as a logic “1” and a low logic level is frequently referred to as a logic “0” (at least for positive logic).

[0109] Frequently logic signals are named in a fashion to convey which level is the active level. For example, CLKEN is commonly used to name an active-high clock enable signal, because the true polarity is implied in the name. Conversely, CLKENB, /CLKEN, CLKEN#, CLKEN*, CLKEN_L, CLKEN_C, or #CLKEN are commonly used to name an active-low clock enable signal, because one of the many common expressions indicating the complement polarity is used in the name. It is to be appreciated by those skilled in the art that these and other similar phrases may be used to name the signals and nodes. The schematic diagrams and accompanying description of the signals and nodes should in context be clear.

[0110] Regarding power supplies, a single positive power supply voltage (e.g., a 2.5 volt power supply) used to power a circuit is frequently named the “VDD ” power supply. In an integrated circuit, transistors and other circuit elements are actually connected to a VDD terminal or a VDD node, which is then operably connected to the VDD power supply. The colloquial use of phrases such as “tied to VDD ” or “connected to VDD ” is understood to mean “connected to the VDD node”, which is typically then operably connected to actually receive the VDD power supply voltage during use of the integrated circuit. The term may appear either using subscripts (e.g., V_(DD)) or not.

[0111] The reference voltage for such a single power supply circuit is frequently called “VSS.” Transistors and other circuit elements are actually connected to a VSS terminal or a VSS node, which is then operably connected to the VSS power supply during use of the integrated circuit. Frequently the VSS terminal is connected to a ground reference potential, or just “ground.” Describing a node which is “grounded” by a particular transistor or circuit (unless otherwise defined) means the same as being “pulled low” or “pulled to ground” by the transistor or circuit. Describing a circuit as functioning with a “VDD supply” and “ground” does not necessarily mean the circuit cannot function using other power supply potentials.

[0112] The block diagrams herein may be described using the terminology of a single node connecting the blocks. Nonetheless, it should be appreciated that, when required by the context, such a “node” may actually represent a pair of nodes for conveying a differential signal, or may represent multiple separate wires (e.g., a bus) for carrying several related signals or for carrying a plurality of signals forming a digital word.

[0113] While the invention has been largely described with respect to the embodiments set forth above, the invention is not necessarily limited to these embodiments. Variations and modifications of the embodiments disclosed herein may be made based on the description set forth herein, without departing from the scope and spirit of the invention as set forth in the following claims. Accordingly, other embodiments, variations, and improvements not described herein are not necessarily excluded from the scope of the invention, which is defined by the following appended claims. 

What is claimed is:
 1. A decimation circuit for transforming a ones-density digital input signal into a digital output signal having a ones-density generally corresponding to that of the input signal but at a lower resolution, said circuit comprising: a first circuit block for generating a transitions-density signal corresponding to the ones-density input signal; a second circuit block for generating a decimated transitions-density signal having a single transition for each group of transitions of the transitions-density signal; and a third circuit block for generating a ones-density digital output signal corresponding to the decimated transitions-density signal.
 2. The invention defined in claim 1 wherein the ones-density digital input signal comprises a delta-sigma encoded digital signal.
 3. The invention defined in claim 1 wherein the ones-density digital output signal comprises a delta-sigma encoded digital signal.
 4. The invention defined in claim 1 wherein the first circuit block comprises: a transition generator circuit for sampling the ones-density digital input signal during each data interval thereof, and for generating a transitions-density signal having a transition when the sampled ones-density digital input signal is at a first logic state and having no transition when the sampled ones-density digital input signal is at a second logic state opposite the first logic state.
 5. The invention defined in claim 1 wherein the second circuit block comprises: a transition decimation circuit for generating a decimated transitions-density signal having a single transition for each N transitions of the transitions-density signal and having a data interval equal to N times that of the ones-density signal, where N is a positive rational number.
 6. The invention defined in claim 1 wherein the third circuit block comprises: a transition converter circuit for sampling the decimated transitions-density signal during each data interval thereof, and for generating a decimated ones-density signal having a particular logic state whenever a transition is detected on the sampled decimated transitions-density signal, and having a logic state opposite the particular logic state whenever no such transition is detected.
 7. The invention defined in claim 5 wherein N comprises a positive integer.
 8. The invention defined in claim 6 wherein: the decimated transitions-density signal has a data interval which is equal to an integral multiple of a data interval of the transitions-density signal.
 9. A decimation circuit comprising: a transition generator circuit responsive to a digital input signal, for sampling the digital input signal at a predetermined interval and for generating a first signal having a transition when the sampled digital input signal is at a first logic state and having no transition when the sampled digital input signal is at a second logic state opposite the first logic state; a transition decimation circuit responsive to the first signal, for generating a second signal having a transition for each group of N transitions of the first signal and having a data interval equal to N times the predetermined interval, where N is a positive rational number; and a transition converter circuit responsive to the second signal, for sampling the second signal during each data interval thereof and for generating a digital output signal having a particular logic state upon detecting a transition of the sampled second signal, and having a logic state opposite the particular logic state upon detecting no such transition of the sampled second signal.
 10. The invention defined in claim 9 wherein: the first logic state comprises a logic “1” state; the particular logic comprises a logic “1” state; and N comprises an integer.
 11. The invention defined in claim 9 wherein the transition generator circuit comprises: a first latching circuit having a data input, having a clock input, and having an output for conveying the first signal, said first latching circuit for generating on its output a present logic state of the first signal; and a first gating circuit having a first input coupled to receive the digital input signal, having a second input coupled to receive the first signal, and an output coupled to the data input of the first latching circuit, for generating on the output of the first gating circuit a signal reflective of a next desired logic state of the first signal.
 12. The invention defined in claim 11 wherein the first latching circuit comprises an edge-clocked register.
 13. The invention defined in claim 11 wherein the first gating circuit is configured to function as a two-input XOR gate.
 14. The invention defined in claim 9 wherein the transition decimation circuit comprises: a binary counter circuit having an input coupled to receive the first signal, and having an output for conveying the second signal.
 15. The invention defined in claim 9 wherein the transition decimation circuit comprises: a ripple counter circuit having an input coupled to receive the first signal, and having an output for conveying the second signal.
 16. The invention defined in claim 9 wherein the transition decimation circuit comprises: at least one serially-connected divider circuit, collectively having an input coupled to receive the first signal and having an output for conveying the second signal.
 17. The invention defined in claim 9 wherein the transition decimation circuit comprises: a plurality of serially-connected divider circuits, said plurality collectively having an input coupled to receive the first signal, said plurality further collectively having an output for conveying the second signal.
 18. The invention defined in claim 17 wherein each respective one of the plurality of serially-connected divider circuits having a respective preceding divider circuit is clocked at a lower clock rate than the respective preceding divider circuit.
 19. The invention defined in claim 17 wherein each of said plurality of divider circuits comprises: a clock divider circuit having an input coupled to receive an input clock signal and having an output for generating an output clock signal having a clock period greater than that of the input clock signal; and a data divider circuit having an input coupled to receive an input data signal and having an output for generating an output data signal having a data interval greater than that of the input data signal and equal to the clock period of the output clock signal.
 20. The invention defined in claim 19 wherein the respective clock divider circuit within each of said plurality of divider circuits is configured to generate a respective output clock signal having a clock period equal to twice that of its respective input clock signal.
 21. The invention defined in claim 19 wherein the respective data divider circuit within each of said plurality of divider circuits comprises: a respective divide-by-two circuit having an input coupled to receive a respective input data signal and having an output for generating a respective intermediate data signal; and a respective latching circuit having an input coupled to receive the respective intermediate data signal and having an output for generating a respective data output signal synchronized to the respective output clock signal of the respective divider circuit.
 22. The invention defined in claim 9 wherein the transition converter circuit comprises: a second latching circuit having a data input coupled to receive the second signal, and having a clock input, for generating on an output thereof a signal corresponding to a previous logic state of the second signal; and a second gating circuit having a first input coupled to receive the output signal of the second latching circuit, having a second input coupled to receive the second signal, said gating circuit for generating on an output thereof the digital output signal having a particular logic state upon detecting a transition of the second signal, and having a logic state opposite the particular logic state upon detecting no such transition of the second signal.
 23. The invention defined in claim 22 wherein the second latching circuit comprises an edge-clocked register.
 24. The invention defined in claim 22 wherein the second gating circuit is configured to function as a two-input XOR gate.
 25. A decimation circuit comprising: a transition generator circuit having a first input for receiving a data input signal and having a second input for receiving a first clock signal, for sampling the data input signal at a clock rate corresponding to the first clock signal, and for generating on a first output thereof a first data signal having either one of two opposing logic states as its value, which first data signal transitions from its present logic state to the opposite logic state in response to the data input signal being sampled at a first logic state, and which first data signal maintains its present logic state in response to the data input signal being sampled at a second logic state opposite the first logic state; a transition decimation circuit having a first input for receiving the first data signal and having a second input for receiving a second clock signal, for sampling the first data signal at a clock rate corresponding to the second clock signal, and for generating on a first output thereof a second data signal having either one of two opposing logic states as its value, which second data signal transitions from its present logic state to the opposite logic state after detecting a predetermined number of transitions of the first data signal, and which second data signal maintains its present logic state otherwise; and a transition converter circuit having a first input for receiving the second data signal and having a second input for receiving a third clock signal, for sampling the second data signal at a clock rate corresponding to the third clock signal and for generating a data output signal having a particular logic state in response to detecting a transition in the second data signal, and having a logic state opposite the particular logic state in response to detecting no such transition in the second data signal.
 26. The invention defined in claim 25 wherein the transition generator circuit comprises: a latching circuit having an input, and having an output for conveying the first data signal, said latching circuit for generating on its output the present logic state of the first data signal; and a gating circuit having a first input coupled to receive the data input signal, having a second input coupled to receive the present state of the first data signal, and an output coupled to the input of the latching circuit, for generating on its output a signal having a logic state opposite the present state of the first data signal when the data input signal is at a first logic state, said output signal having a logic state equal to the present state of the first data signal when the data input signal is at second logic state opposite the first logic state.
 27. The invention defined in claim 25 wherein the second data signal comprises: a divided-down version of the first data signal.
 28. The invention defined in claim 25 wherein the third clock signal comprises: a divided-down version of the first clock signal.
 29. The invention defined in claim 25 wherein the transition decimation circuit comprises: a binary counter circuit having an input coupled to receive the first data signal, and having an output for conveying the second data signal.
 30. The invention defined in claim 25 wherein the transition decimation circuit comprises: a plurality of serially-connected divider circuits, said plurality collectively having an input coupled to receive the first data signal, said plurality further collectively having an output for conveying the second data signal; wherein each respective one of the plurality of serially-connected divider circuits having a respective preceding divider circuit is clocked at a lower clock rate than the respective preceding divider circuit.
 31. The invention defined in claim 30 wherein each of said plurality of divider circuits comprises: a clock divider circuit having an input coupled to receive an input clock signal and having an output for generating an output clock signal having a clock period equal to twice that of the input clock signal; and a data divider circuit having an input coupled to receive a input data signal and having an output for generating an output data signal having a data interval equal to the clock period of the output clock signal.
 32. The invention defined in claim 31 wherein the respective data divider circuit within each of said plurality of divider circuits comprises: a respective divide-by-two circuit having an input coupled to receive a respective input data signal and having an output for generating a respective intermediate data signal; and a respective latching circuit having an input coupled to receive the respective intermediate data signal and having an output for generating a respective data output signal synchronized to the respective output clock signal of the respective divider circuit.
 33. The invention defined in claim 25 wherein the transition converter circuit comprises: a second latching circuit having a data input coupled to receive the second data signal, and having a clock input for receiving the third clock signal, for generating on an output thereof a signal corresponding to a previous logic state of the second data signal; and a second gating circuit having a first input coupled to receive the output signal of the second latching circuit, having a second input coupled to receive the second data signal, said gating circuit for generating on an output thereof the digital output signal.
 34. The invention defined in claim 33 wherein: the second latching circuit comprises an edge-clocked register; and the second gating circuit is configured to function as a two-input XOR gate.
 35. A method for decimating a ones-density digital signal comprising the steps of: transforming the ones-density signal into a corresponding transitions-density signal; decimating the transitions-density signal to generate a decimated transitions-density signal; and transforming the decimated transitions-density signal into a corresponding decimated ones-density output signal.
 36. The invention defined in claim 35 wherein the step for transforming the ones-density signal into a corresponding transitions-density signal comprises: sampling the ones-density digital input signal during each data interval thereof, and generating a transition on the transitions-density signal when the sampled ones-density digital input signal is at a first logic state and generating no transition when the sampled ones-density digital input signal is at a second logic state opposite the first logic state.
 37. The invention defined in claim 35 wherein the step for decimating the transitions-density signal to generate a decimated transitions-density signal comprises: generating a single transition on the decimated transitions-density signal for each group of transitions of the transitions-density signal.
 38. The invention defined in claim 35 wherein the step for decimating the transitions-density signal to generate a decimated transitions-density signal comprises: generating a single transition on the decimated transitions-density signal for each N transitions of the ones-density signal, where N is a positive rational number.
 39. The invention defined in claim 35 wherein the step for transforming the decimated transitions-density signal into a corresponding decimated ones-density output signal comprises: sampling the decimated transitions-density signal during each data interval thereof, and generating a decimated ones-density signal having a particular logic state whenever a transition is detected on the sampled decimated transitions-density signal, and having a logic state opposite the particular logic state whenever no such transition is detected.
 40. A decimation circuit for transforming a ones-density digital input signal into a digital output signal having a ones-density generally corresponding to that of the input signal but at a lower resolution, said circuit comprising: first means for generating a transitions-density signal corresponding to the ones-density input signal; second means for generating a decimated transitions-density signal having a single transition for each group of transitions of the transitions-density signal; and third means for generating a ones-density digital output signal corresponding to the decimated transitions-density signal.
 41. The invention defined in claim 40 wherein the ones-density digital input signal comprises a delta-sigma encoded digital signal.
 42. The invention defined in claim 40 wherein the ones-density digital output signal comprises a delta-sigma encoded digital signal.
 43. The invention defined in claim 40 wherein the first means comprises: means for sampling the ones-density digital input signal during each data interval thereof, and for generating a transitions-density signal having a transition when the sampled ones-density digital input signal is at a first logic state and having no transition when the sampled ones-density digital input signal is at a second logic state opposite the first logic state.
 44. The invention defined in claim 40 wherein the second means comprises: means for generating a decimated transitions-density signal having a single transition for each N transitions of the ones-density signal, where N is a positive integer.
 45. The invention defined in claim 40 wherein the third means comprises: means for sampling the decimated transitions-density signal during each data interval thereof, and for generating a decimated ones-density signal having a particular logic state whenever a transition is detected on the sampled decimated transitions-density signal, and having a logic state opposite the particular logic state whenever no such transition is detected. 